

Design of a Wide Dynamic Range Active Pixel Sensor using Self-Reset Technique

Kai Lutz November 2009

Project for the HEIS Lecture of Prof. Dr.-Ing. Andreas König





Overview

- I. Introduction
 - 1. Motivation
 - 2. Dynamic Range
 - 3. Goals
- II. Parts of the Project
 - 1. Self-Reset Technique
 - 2. The Comparator
 - 3. Counter using toggle-FF's
 - 4. 4T DRAM Memory
 - 5. Layout
 - 6. Simulation Results
- III. Conclusion and Future Work
- IV. Bibliography





1.Motivation

- Market for solid-state image sensors is rapidly growing.
- CCD vs. CMOS(PPS,APS or DPS).
- CMOS advantage: Integrating of sensing, analog and digital processing directly on the pixel.
 - Manufacturing with existing technology.
 - Less expensive.
 - Non-destructive readout (APS,DPS).
 - Following the CMOS scaling trend.
- Applications:
 - Consumer electronics (Digicams/Mobile Phones).
 - Machine vision.
 - Biological testing.
 - ...etc.







2.Dynamic Range

- Relation of brightest to darkest picture areas.
- Typical CMOS image sensors Dynamic Range ≈ 60 dB.
- Full range of real world's illumination ≈ 100 dB.
- \Rightarrow More or less specifics will be lost.
- \Rightarrow Sensor with higher DR will produce higher quality pictures.





Design of a Wide Dynamic Range APS using Self-Reset Technique



3.Goals

- Compare different techniques to increase DR and SNR of an Active Pixel Sensors.
 → DR synonymous to sensor quality.
- Choose the one that is most promising and functional.
- Implement the technique on a pixel cell in $0.35\mu m$ tech.
- Consider possibilities to reduce error-proneness (FPN etc.)
- Discuss the results.





2.Dynamic Range

SNR (dB)

How to increase the DR?

Techniques to increase DR at the high end [1][2] => increasing i_{max} or Q_{max} .

- 1. Varying integration time:
 - Shuttering.
 - Well-capacity Adjusting (spiking).
 - Time to saturation.
 - Multiple-capture.
- 2. Recycling the well using self-resetting:
 - Time discrete or continuous monitoring.
 - Synchronous or asynchronous reset.
 - Will also increase peak SNR performance (high end).







- Idea of self-reset pixel presented by Rhee and Joo[4][5].
- 2 Phases: Fine and coarse A/D conversion (counter and single slope ADC).
- Asynchronous well reset (increase effective well capacitance).
- 8 bit DRAM to store MSBs for readout during phase 2.
- Pixel parallel ADC.







Circuit design



















	Design of a Wide Dynamic Range AP	S using Self-Reset Technique	Kai Lutz 2009
Ø.Ø	10m	20m time(s)	30r
⊨: /PHASE2 F			Π
: /PIXELØØ1/V_DET			
v: /V_REF		<u> </u>	,, /
			ŕ
E <u>, , , , , , ,</u>			
ק: /READ Г			11
<pre>x: /PIXELØØ1/INT<Ø></pre>			,,,
+: /PIXELØ01/INT<1>			<u> </u>
0: /PIXELØØ1/INT<2>			f [#]





Design of the comparator will dominate the accuracy of the ADC conversion in phase 1 as well as in phase 2!

Requirements:

- Propagation delay as fast as possible.
- Very low offset voltage:
 - Auto-Zeroing applicable?
 - Reducing mismatch with layout techniques (common-centroid etc.).
 - Also important to **reduce the fixed pattern noise**.
- Proper quiescent point (not resetting the well in the first place).
- Low power consumption.
- Further problem:

Comparator will start to oscillate especially on low light intensity!







Oscillation:

- Fast switching between reset and integration.
- Well is loaded for short time (subthreshold current)
- Detector Voltage reaches an equilibrium state.
- \rightarrow No well reset possible!

Solution:

Some kind of hysteresis has to be added to the comparator!







86.85 **815.**6

 U_{e}



Autozeroing Example

- Also tendency to oscillation.
- Comparator needs to be compensated, or making the AZ-cap very high.
- Slows down the comp.





The problem with auto-zeroing:

- How to clock the auto-zeroing phases?
- Coarse ADC phase is asynchronous.
- Leakage current increases \rightarrow falsifies the value in fine ADC.
- Worst case: Offset needs to be held on the transistor for 30ms (25frames/s)
- \rightarrow Capacitance will be enormous.
- AZ only simulated in schematic (with poor results).
- Final Layout will be without $AZ \rightarrow Layout$ techniques to reduce mismatch.
- \rightarrow Deeper changes have to be made to make AZ applicable to the sensor.





3. Counter using toggle-FF's







3. Counter using toggle-FF's







4. 4T DRAM Memory







5. Layout

- Apply matching techniques to avoid missmatch.
- Common centroid layout to take out manufacturing gradients in both directions.
- Length of analog part has increased to 1µm to suffer less from channel length modulation. Digital parts have (mostly) minimum dimensions.
- Dummy transistors, or dummy stripes at the end of rows.
- Separate digital and analog part.







D2

M2

S1.2

G2





5. Layout: 8 Bit Memory Cell









Kai Lutz 2009 [









5. Layout – LVS

_ /ex	(p)				
File		The net-lists match.			
3(#)\$CDS: LVS version 5.0.0 05/30/2003 19:44 (cds11939) \$			layout	schematic	
Sike matching is enabled.			Instances		
Fixed device checking is enabled.		un-matched	U	U	
Jsing terminal names as correspondence points.		rewired	0	0	
Permute MOS option disabled.		size errors	0	0	
Net-list summary for /export/users/sens5/LVS/lavout/netlist		nruned	ñ	ñ	
count		proneo -	201	004	
144 nets		active	301	284	
18 terminals		total total	301	284	
156 full084 1 cnolv					
143 pmos4			nets		
1 nd		un-matched	0	۔ آ	
Net list summers for (second (second (second (second (second second second second second second second second s				0	
count		mergea	0	0	
144 nets		pruned	U	U	
18 terminals		active	144	144	
151 nmos4 1 crolu		total	144	144	
131 pmos4					
1 nd			terminale		
				nais	
Terminal correspondence points		un-matched	U	U	
1 BIT<0>		matched but			
2 BIT<1>		different type	0	0	
3 BIT<2>		total	18	18	
4 B11(3) 5 BTT(4)		- COCCAT	10	10	
6 BIT<5>					
7 BIT<6>					
8 BIT() Probe files from /export/users/sens5/LVS/schemat					
10 PHASE1					
11 PHASE2		devbad.out:			
12 READ					
13 V_DET_1_PROTO					
15 V RESET					
16 V_RESET_COUNTER		21			
17 gnd! 19 wdd		1251			
10 VUQ!					





5. Layout

Matrix layout :

- Easy placement .
- No routing channels needed.
- Input signals (clk, v_ref, etc.) connected from the left.
- Column bus from top to bottom, routed inside the cell.
- Row_Select signals connect and disconnect the outputs to the column bus.
- Column busses will be read out with e.g. shift register.







 Phase1:
 Phase2:

 Precharging:
 Done outside the pixel cell

- RESET_COUNTER RESET_COUNTER
- READ READ



CLK and artificial photo current

V_RESET_COUNTER





- Photo diode with $20\mu m^* 20\mu m$. Pixel Cell $\approx 90\mu m^* 90\mu m$
- \rightarrow Fill Factor $\approx 5\%$
- Dark current \approx 4fA.
- Resetting the well to Vdd (3.3v).
- Integrating down to 750mV.
- Integration time 30ms (10ms for reserved for readout \rightarrow 25 frames/s)
- 2.55V with a resolution of 8bit \rightarrow 0.01V per step.
- Ramp raise time of 255µs.
- Clock period time of 1µs.
- Dynamic Range ≈ 100 dB (200fA 20nA photocurrent) Normal APS ≈ 60 dB

$$DR(dB) = 20\log(\frac{20 \times 10^{-9}}{200 \times 10^{-15}}) = 20\log(10^5) = 100dB$$





Decrease current: $760 \text{mV} \rightarrow 254$

Max. current before reset: 255

TECHNISCHE UNIVERSITÄT KAISERSLAUTERN



Design of a Wide Dynamic Range APS using Self-Reset Technique



Further decrease : $1.05V \rightarrow 225$



- Maximum detectable current $\approx 20 nA$
- 30ms integration
- 100us between each resets.















CLK PON_SELECT_BD POEL_CELL_pelf_reset PO/EL_CELL_self_reset T(E) 01/00 HASEI HASEI PHASE1 V_RESET_COUNTER V_RESET V_REF LPH_60-60 CPH_07-00 ROW_SELECT_01 POPL CPLL and read POFL CELL said reast 507<7> 507<6> 607<5> 607<5> 607<5> 607<5> 607<2> 807<2> 807<2> 807<2> 807<2> BUT < 7: BUT < 6: CPH_00V01 86.85

Schematic of the matrix:



Design of a Wide Dynamic Range APS using Self-Reset Technique







Conclusion and Future Work

- Dynamic range is increased at the cost of dramatically decreased fill factor and an increase in power consumption and complexity!
- SNR improvement makes this technique preferable over the others.
- Hysteresis is important to ensure proper operation.
- Many sources of mismatch resulting in increased FPN remain. Matching is very important when it comes to the layout.
- To apply auto-zeroing to the sensor, the offset needs to be stored in different ways (DAC) or the ADC conversion scheme has to be changed to make the behavior more predictable or synchronous.
- Readout and precharge cycles will be time and energy consuming.
 Maximal frame rate should be determined (Rhee,Joo up to 1000 frames/s)





Conclusion and Future Work

- Readout scheme has to be developed
 - 8bit coarse ADC and 8bit fine ADC.
- Investigate time discrete operation with photocurrent estimation [9].
- Reinvestigate solutions to apply auto-zeroing:
 - Add 3. phase with offset readout store in outside memory and add/sub later from measured values.
 - Make resets synchronous (see. [1][9]).



Bibilography

- [1] Kavusi, El Gamal, "Quantitative Study of High Dynamic Range Image Sensor Architectures", in Sensors and Camera Systems for Scientific, Industrial and Digital Photography Applications, 2004.
- [2] Yang, El Gamal. "Comparative Analysis of SNR for Image Sensors with Enhanced Dynamic Range", Information Systems Laboratory, Stanford University, 1999.
- [3] El Gamal, Eltoukhy, "CMOS Image Sensors", IEEE Circuits and Devices Magazine, May/June 2005.
- [4] Rhee, Joo, "A Wide Dynamic-Range CMOS Image Sensor Using Self-Reset Technique", IEEE Electron Device Lett., Vol. 28, October 2007.
- [5] Rhee, Joo, ,, Wide dynamic range CMOS image sensor with pixel level ADC", Electron. Lett., Vol. 39 (4), February 2003.
- [6] Tauschek, "17 bit für jedes Pixel", Fachartikel für Photonik.
- [7] Kleinfelder et al., "A 10,000 Frames/s 0.18µm CMOS DPS with Pixel-Level-Memory", International Solid State Circuits Conference, Feb. 2001.





Bibilography

- [8] McIlrath, "A Low-Power Low-Noise Ultrawide-Dynamic-Range CMOS Imager with Pixel-Parallel A/D Conversion", IEEE Journal of Solid-State Circuits, May 2001.
- [9] Liu, El Gamal," Photocurrent Estimation for a Self-Reset CMOS Image Sensor", Inforamtion Systems Laboratory Stanford, Jan. 2002.
- [10] Allen, Holberg, "CMOS Analog Circuit Design", Oxford Press, Second Edition, 2002.
- [12] Baker, "CMOS: Circuit Design, Layout and Simulation", Wiley, Second Edition, 2007.
- [13] Prof. Dr.-Ing. Andreas König, "Manufacturing Technology and Design of Integrated Sensor Systems (HEIS) lecture slides".
- [14] Prof. Dr.-Ing. Andreas König, "TESYS lecture slides".
- [15] Prof. Dr.-Ing. Andreas König, "Elektronik II lecture slides".





The End

Thank you for your attention!

Questions?



